

Features

- Integrated analog input Class D audio amplifier driver in a small 16 pin package
- Floating inputs enable easy half bridge implementation
- Programmable bidirectional over-current protection with self-reset function
- Programmable preset deadtime for improved THD performances
- Start and stop click noise reduction
- High noise immunity
- ± 100 V ratings deliver up to 500 W in output power
- Operates up to 800 kHz
- RoHS compliant

Product Summary


V_{OFFSET} (max)	± 100 V	
Gate driver	I_{O+}	1.0 A
	I_{O-}	1.2 A
Selectable Deadtime	25/40/65/105 ns	
OC protection delay (max)	500 ns	
DC offset	<20 mV	
PWM frequency	~ 800 kHz	
Error amplifier open loop gain	>60 dB	
THD+N* (1kHz, 50W, 4 Ω)	0.01 %	
Residual Noise* (AES-17 Filter)	200 μ Vrms	

* measured with recommended circuit


Typical Applications

- Home theater systems
- Mini component stereo systems
- Powered speaker systems
- General purpose audio power amplifiers

Package Options



Typical Connection Diagram



Description

The IRS2092 is a high voltage, high performance Class D audio amplifier driver with PWM modulator and protection. In conjunction with two external MOSFET and a few external components, a complete Class D audio amplifier with protection can be realized.

International Rectifier's proprietary noise isolation technology allows high current gate drive stage and high speed low noise error amplifier reside on a single small silicon die.

Open elements of PWM modulator section allow flexible PWM topology implementation.

Absolute Maximum Ratings

Absolute Maximum Ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to COM; all currents are defined positive into any lead. The Thermal Resistance and Power Dissipation ratings are measured under board mounted and still air conditions.

Symbol	Definition	Min	Max	Units
V_B	High side floating supply voltage	-0.3	220	V
V_S	High side floating supply voltage (Note2)	$V_B - 20$	$V_B + 0.3$	
V_{HO}	High side floating output voltage	$V_S - 0.3$	$V_B + 0.3$	
V_{CSH}	CSH pin input voltage	$V_S - 0.3$	$V_B + 0.3$	
V_{CC}	Low side fixed supply voltage (Note2)	-0.3	20	
V_{LO}	Low side output voltage	-0.3	$V_{CC} + 0.3$	
V_{AA}	Floating input positive supply voltage (Note2)	(See I_{AAZ})	210	
V_{SS}	Floating input negative supply voltage (Note2)	-1 (See I_{SSZ})	GND +0.3	
V_{GND}	Floating input supply ground voltage	$V_{SS} - 0.3$ (See I_{SSZ})	$V_{AA} + 0.3$ (See I_{AAZ})	
I_{IN-}	Inverting input current (Note1)	---	± 3	mA
V_{CSD}	SD pin input voltage	$V_{SS} - 0.3$	$V_{AA} + 0.3$	V
V_{COMP}	COMP pin input voltage	$V_{SS} - 0.3$	$V_{AA} + 0.3$	
V_{DT}	DT pin input voltage	-0.3	$V_{CC} + 0.3$	
V_{OCSET}	OCSET pin input voltage	-0.3	$V_{CC} + 0.3$	
I_{AAZ}	Floating input positive supply zener clamp current (Note2)	---	20	mA
I_{SSZ}	Floating input negative supply zener clamp current (Note2)	---	20	
I_{CCZ}	Low side supply zener clamp current (Note3)	---	10	
I_{BSZ}	Floating supply zener clamp current (Note3)	---	10	
I_{OREF}	Reference output current	---	5	
dV_S/dt	Allowable Vs voltage slew rate	---	50	V/ns
dV_{SS}/dt	Allowable Vss voltage slew rate (Note3)	---	50	V/ms
Pd	Maximum power dissipation @ $T_A \leq +25^\circ C$	SOIC16N	---	1.0
		DIP16	---	1.6
R_{thJA}	Thermal resistance, Junction to ambient	SOIC16N	---	115
		DIP16	---	75
T_J	Junction Temperature	---	150	°C
T_S	Storage Temperature	-55	150	°C
T_L	Lead temperature (soldering, 10 seconds)	---	300	°C

Note1: IN- contains clamping diode to GND.

Note2: $V_{DD} - IN+$, GND - V_{SS} , V_{CC} -COM and $V_B - V_S$ contain internal shunt zener diodes. Please note that the voltage ratings of these can be limited by the clamping current.

Note3: For the rising and falling edges of step signal of 10 V. $V_{SS} = 15$ V to 200 V.

Recommended Operating Conditions

For proper operation, the device should be used within the recommended conditions below. The Vs and COM offset ratings are tested with supplies biased at $V_{AA}-V_{SS}=10$ V, $V_{CC}=12$ V and $V_B-V_S=12$ V. All voltage parameters are absolute voltages referenced to COM; all currents are defined positive into any lead.

Symbol	Definition	Min.	Max.	Units
V_B	High side floating supply absolute voltage	$V_S +10$	$V_S +18$	V
V_S	High side floating supply offset voltage	(Note 1)	200	
I_{AAZ}	Floating input positive supply zener clamp current	1	11	mA
I_{SSZ}	Floating input negative supply zener clamp current	1	11	
V_{SS}	Floating input supply absolute voltage	0	200	V
V_{HO}	High side floating output voltage	V_S	V_B	
V_{CC}	Low side fixed supply voltage	10	18	V
V_{LO}	Low side output voltage	0	V_{CC}	
V_{GND}	GND pin input voltage	V_{SS} (Note 3)	V_{AA} (Note 3)	V
V_{IN-}	Inverting input voltage	$V_{GND} -0.5$	$V_{GND} +0.5$	
V_{CSD}	CSD pin input voltage	V_{SS}	V_{AA}	V
V_{COMP}	COMP pin input voltage	V_{SS}	V_{AA}	
C_{COMP}	COMP pin phase compensation capacitor to GND	1	-	nF
V_{DT}	DT pin input voltage	0	V_{CC}	V
I_{OREF}	Reference output current to COM (Note 2)	0.3	0.8	mA
V_{OCSET}	OCSET pin input voltage	0.5	5	V
V_{CSH}	CSH pin input voltage	V_S	V_B	
dV_{ss}/dt	Allowable V_{ss} voltage slew rate upon power-up (Note 4)	-	50	V/ms
I_{PW}	Input pulse width	10 (Note 5)	-	ns
f_{SW}	Switching Frequency	-	800	kHz
T_A	Ambient Temperature	-40	125	°C

Note 1: Logic operational for V_S equal to -5 V to $+200$ V. Logic state held for V_S equal to -5 V to $-V_{BS}$.

Note 2: Nominal voltage for V_{REF} is 5.1 V. I_{OREF} of 0.3 – 0.8 mA dictates total external resistor value on V_{REF} to be 6.3 kΩ to 16.7 kΩ.

Note 3: GND input voltage is limited by I_{AAZ} and I_{SSZ} .

Note 4: V_{ss} ramps up from 0 V to 200 V.

Note 5: Output logic status may not respond correctly if input pulse width is smaller than the minimum pulse width.


Electrical Characteristics

$V_{CC}, V_{BS} = 12 \text{ V}$, $V_{SS} = V_S = \text{COM} = 0 \text{ V}$, $V_{AA} = 10 \text{ V}$, $C_L = 1 \text{ nF}$ and $T_A = 25^\circ\text{C}$ unless otherwise specified.

Symbol	Definition	Min	Typ	Max	Units	Test Conditions
Low Side Supply						
UV_{CC+}	V_{CC} supply UVLO positive threshold	8.4	8.9	9.4	V	
UV_{CC-}	V_{CC} supply UVLO negative threshold	8.2	8.7	9.2		
UV_{CCHYS}	UV_{CC} hysteresis	-	0.2	-		
I_{QCC}	Low side quiescent current	-	-	3		$V_{DT} = V_{CC}$
V_{CLAMPL}	Low side zener diode clamp voltage	19.6	20.4	21.6	V	$I_{CC} = 5 \text{ mA}$
High Side Floating Supply						
UV_{BS+}	High side well UVLO positive threshold	8.0	8.5	9.0	V	
UV_{BS-}	High side well UVLO negative threshold	7.8	8.3	8.8		
UV_{BSHYS}	UV_{BS} hysteresis	-	0.2	-		
I_{QBS}	High side quiescent current	-	-	1		
I_{LKH}	High to Low side leakage current	-	-	50	μA	$V_B = V_S = 200 \text{ V}$
V_{CLAMPH}	High side zener diode clamp voltage	19.6	20.4	21.6	V	$I_{BS} = 5 \text{ mA}$
Floating Input Supply						
UV_{AA+}	V_{AA+}, V_{AA-} floating supply UVLO positive threshold from V_{SS}	8.2	8.7	9.2	V	$V_{SS} = 0 \text{ V}$, GND pin floating
UV_{AA-}	V_{AA+}, V_{AA-} floating supply UVLO negative threshold from V_{SS}	7.7	8.2	8.7		$V_{SS} = 0 \text{ V}$, GND pin floating
UV_{AAHYS}	UV_{AA} hysteresis	-	0.5	-		$V_{SS} = 0 \text{ V}$, GND pin floating
I_{QAA0}	Floating Input positive quiescent supply current	-	0.5	2	mA	$V_{AA} = 10 \text{ V}$, $V_{SS} = 0 \text{ V}$, $V_{CSD} = V_{SS}$
I_{QAA1}	Floating Input positive quiescent supply current	-	8	11		$V_{AA} = 10 \text{ V}$, $V_{SS} = 0 \text{ V}$, $V_{CSD} = V_{AA}$
I_{QAA2}	Floating Input positive quiescent supply current	-	8	11		$V_{AA} = 10 \text{ V}$, $V_{SS} = 0 \text{ V}$, $V_{CSD} = \text{GND}$
I_{LKM}	Floating input side to Low side leakage current	-	-	50	μA	$V_{AA} = V_{SS} = V_{GND} = 100 \text{ V}$
$V_{CLAMPM+}$	V_{AA} floating supply zener diode clamp voltage, positive, with respect to GND	6.0	7.0	8.0	V	$I_{AA} = 5 \text{ mA}$, $I_{SS} = 5 \text{ mA}$, $V_{GND} = 0 \text{ V}$, $V_{CSD} = V_{SS}$
$V_{CLAMPM-}$	V_{SS} floating supply zener diode clamp voltage, negative, with respect to GND	-8.0	-7.0	-6.0		$I_{AA} = 5 \text{ mA}$, $I_{SS} = 5 \text{ mA}$, $V_{GND} = 0 \text{ V}$, $V_{CSD} = V_{SS}$
Audio Input ($V_{GND} = 0$, $V_{AA} = 5 \text{ V}$, $V_{SS} = -5 \text{ V}$)						
V_{OS}	Input offset voltage	-15	0	15	mV	
I_{BIN}	Input bias current	-	-	40	nA	
BW	Small signal bandwidth	-	9	-	MHz	$C_{COMP} = 2 \text{ nF}$, $R_f = 3.3 \text{ k}\Omega$
V_{COMP}	OTA Output voltage	VAA-1	-	VSS+1	V	
g_m	OTA transconductance	-	100	-	mS	$V_{IN} = 10 \text{ mV}$
G_V	OTA gain	60	-	-	dB	
V_{Nrms}	OTA input noise voltage	-	250	-	mVrms	BW=20 kHz, Resolution BW=22 Hz Fig.5
SR	Slew rate	-	± 5	-	V/us	$C_{COMP} = 1 \text{ nF}$
CMRR	Common-mode rejection ratio	-	60	-	dB	
PSRR	Supply voltage rejection ratio	-	65	-		
PWM comparator						
$V_{th_{PWM}}$	PWM comparator threshold in COMP	-	$(V_{AA} - V_{SS})/2$	-	V	
f_{OTA}	COMP pin start-up local oscillation	0.7	1.0	1.5	MHz	$V_{CSD} = \text{GND}$

	frequency					
Protection						
V_{REF}	Reference output voltage	4.8	5.1	5.4	V	$I_{OREF} = 0.5 \text{ mA}$
$V_{th_{OCL}}$	Low side OC threshold in Vs	1.1	1.2	1.3		$OCSET = 1.2 \text{ V}$, Fig.6
$V_{th_{OCH}}$	High side OC threshold in V_{CSH}	$1.1 + Vs$	$1.2 + Vs$	$1.3 + Vs$		$Vs = 200 \text{ V}$,
V_{th1}	CSD pin shutdown release threshold	$0.62xV_{AA}$	$0.70xV_{AA}$	$0.78xV_{AA}$		
V_{th2}	CSD pin self reset threshold	$0.26xV_{AA}$	$0.30xV_{AA}$	$0.34xV_{AA}$		
I_{CSD+}	CSD pin discharge current	70	100	130		$V_{CSD} = V_{SS} + 5 \text{ V}$
I_{CSD-}	CSD pin charge current	70	100	130		$V_{CSD} = V_{SS} + 5 \text{ V}$
t_{SD}	Shutdown propagation delay from $V_{CSD} > V_{SS} + V_{th_{OCH}}$ to Shutdown	-	-	250		
t_{OCH}	Propagation delay time from $V_{CSH} > V_{th_{OCH}}$ to Shutdown	-	-	500		Fig.3
t_{OCL}	Propagation delay time from $Vs > V_{th_{OCL}}$ to Shutdown	-	-	500		Fig.4
Gate Driver						
I_{o+}	Output high short circuit current (Source)	-	1.0	-	A	$V_o = 0 \text{ V}, PW \leq 10 \mu\text{s}$
I_{o-}	Output low short circuit current (Sink)	-	1.2	-	A	$V_o = 12 \text{ V}, PW \leq 10 \mu\text{s}$
V_{OL}	Low level out put voltage LO - COM, HO - VS	-	-	0.1	V	$I_{o=0} \text{ A}$
V_{OH}	High level out put voltage VCC - LO, VB - HO	-	-	1.4		
t_{on}	High and low side turn-on propagation delay	-	360	-		
t_{off}	High and low side turn-off propagation delay	-	335	-		
t_r	Turn-on rise time	-	20	50		
t_f	Turn-off fall time	-	15	35		
$DT1$	Deadtime: LO turn-off to HO turn-on (DT_{LO-HO}) & HO turn-off to LO turn-on (DT_{HO-LO})	15	25	35		$V_{DT} > V_{DT1},$
$DT2$	Deadtime: LO turn-off to HO turn-on (DT_{LO-HO}) & HO turn-off to LO turn-on (DT_{HO-LO})	25	40	55		$V_{DT1} > V_{DT} > V_{DT2},$
$DT3$	Deadtime: LO turn-off to HO turn-on (DT_{LO-HO}) & HO turn-off to LO turn-on (DT_{HO-LO})	50	65	85		$V_{DT2} > V_{DT} > V_{DT3},$
$DT4$	Deadtime: LO turn-off to HO turn-on (DT_{LO-HO}) & HO turn-off to LO turn-on (DT_{HO-LO})	$V_{DT} = V_{DT4}$	85	105		$V_{DT3} > V_{DT} > V_{DT4},$
V_{DT1}	DT mode select threshold 2	$0.51xV_{cc}$	$0.57xV_{cc}$	$0.63xV_{cc}$	V	
V_{DT2}	DT mode select threshold 3	$0.32xV_{cc}$	$0.36xV_{cc}$	$0.40xV_{cc}$		
V_{DT3}	DT mode select threshold 4	$0.21xV_{cc}$	$0.23xV_{cc}$	$0.25xV_{cc}$		

Package Details: SOIC16N




NOTES:

1. DIMENSIONING & TOLERANCING PER ANSI Y14.5M-1982.
2. CONTROLLING DIMENSION: MILLIMETER
3. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
4. OUTLINE CONFORMS TO JEDEC OUTLINE MS-012AC.

(5) DIMENSION IS THE LENGTH OF LEAD FOR SOLDERING TO A SUBSTRATE.

(6) DIMENSION DOES NOT INCLUDE MOLD PROTRUSIONS. MOLD PROTRUSIONS SHALL NOT EXCEED 0.15 [.006].

Part Marking Information



Ordering Information

Base Part Number	Package Type	Standard Pack		Complete Part Number
		Form	Quantity	
IRS2092	PDIP16	Tube/Bulk	25	IRS2092PBF
	SOIC16N	Tube/Bulk	45	IRS2092SPBF
		Tape and Reel	2500	IRS2092STRPBF